Verification of a Multiplier: 64 Bits and Beyond

نویسندگان

  • Robert P. Kurshan
  • Leslie Lamport
چکیده

Verifying a 64-bit multiplier has a computational complexity that puts it beyond the grasp of current finite-state algorithms, including those based upon homomorphic reduction, the induction principle, and bdd fixed-point algorithms. Theorem proving, while not bound by the same computational constraints, may not be feasible for routinely coping with the complex, low-level details of a real multiplier. We show how to verify such a multiplier by applying COSPAN, a model-checking algorithm, to verify local properties of the complex low-level circuit, and using TLP, a theorem prover based on the Temporal Logic of Actions, to prove that these properties imply the correctness of the multiplier. Both verification steps are automated, and we plan to mechanize the translation between the languages of TLP and COSPAN.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Veriication of a Multiplier: 64 Bits and beyond Revised Supersedes 12 April Version Veriication of a Multiplier: 64 Bits and Beyond

Verifying a 64-bit multiplier has a computational complexity that puts it beyond the grasp of current nite-state algorithms, including those based upon homomorphic reduction, the induction principle, and bdd xed-point algorithms. Theorem proving, while not bound by the same computational constraints, may not be feasible for routinely coping with the complex, low-level details of a real multipli...

متن کامل

Prove that a faulty multiplier is faulty ! ? Sandro

Formal verification of integer multipliers was an open problem for a long time as the size of any reduced ordered binary decision diagram (BDD) [1] which represents integer multiplication is exponential in the width of the operands [2]. In 1995, Bryant and Chen [4] introduced multiplicative binary moment diagrams (*BMD) which is a canonical data structure for pseudo Boolean functions allowing a...

متن کامل

Design & Implementation of Fast Modulo Multiplier Based Network Intrusion Detection System (NIDS) using HDL

This paper covers the implementation of the implementation of Network Intrusion Detection System (NIDS) using International Data Encryption Algorithm (IDEA). The current era has seen an explosive growth in communications. Applications like online banking, personal digital assistants, mobile communication, smartcards, etc. have emphasized the need for security in resource constrained environment...

متن کامل

Vérification automatique des multiplicateurs

Classical methods for automatic verification of circuits, such as the famous Binary Decision Diagrams introduced in [Bry86] are very inefficient for verifying multipliers. Bryant proved in [Bry86] that whatever the chosen ordering of the variables is, there exists an output of the multiplier whose BDD representation has an exponential size, which is unsuitable for common-size (e.g. 32 or 64 bit...

متن کامل

Design and Simulation of a 2GHz, 64×64 bit Arithmetic Logic Unit in 130nm CMOS Technology

The purpose of this paper is to design a 64×64 bit low power, low delay and high speed Arithmetic Logic Unit (ALU). Arithmetic Logic Unit performs arithmetic operation like addition, multiplication. Adders play important role in ALU. For designing adder, the combination of carry lookahead adder and carry select adder, also add-one circuit have been used to achieve high speed and low area. In mu...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1993